DANNA2: Dynamic Adaptive Neural Network Arrays by Mitchell, John Parker
University of Tennessee, Knoxville 
TRACE: Tennessee Research and Creative 
Exchange 
Masters Theses Graduate School 
8-2018 
DANNA2: Dynamic Adaptive Neural Network Arrays 
John Parker Mitchell 
University of Tennessee 
Follow this and additional works at: https://trace.tennessee.edu/utk_gradthes 
Recommended Citation 
Mitchell, John Parker, "DANNA2: Dynamic Adaptive Neural Network Arrays. " Master's Thesis, University of 
Tennessee, 2018. 
https://trace.tennessee.edu/utk_gradthes/5167 
This Thesis is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and 
Creative Exchange. It has been accepted for inclusion in Masters Theses by an authorized administrator of TRACE: 
Tennessee Research and Creative Exchange. For more information, please contact trace@utk.edu. 
To the Graduate Council: 
I am submitting herewith a thesis written by John Parker Mitchell entitled "DANNA2: Dynamic 
Adaptive Neural Network Arrays." I have examined the final electronic copy of this thesis for 
form and content and recommend that it be accepted in partial fulfillment of the requirements 
for the degree of Master of Science, with a major in Computer Engineering. 
Mark E. Dean, Major Professor 
We have read this thesis and recommend its acceptance: 
James S. Plank, Garrett S. Rose 
Accepted for the Council: 
Dixie L. Thompson 
Vice Provost and Dean of the Graduate School 
(Original signatures are on file with official student records.) 
DANNA2: Dynamic Adaptive Neural
Network Arrays
A Thesis Presented for the
Master of Science
Degree
The University of Tennessee, Knoxville
John Parker Mitchell
August 2018




Traditional Von Neumann architectures have been at the center of computing for decades
thanks in part to Moore’s Law and Dennard Scaling. However, MOSFET scaling is rapidly
approaching its physical limits spelling the end of an era. This is causing researchers to
examine alternative solutions. Neuromorphic computing is a paradigm shift which may offer
increased capabilities and efficiency by borrowing concepts from biology and incorporating
them into an alternative computing platform.
The TENNLab group explores these architectures and the associated challenges. The
group currently has a mature hardware platform referred to as Dynamic Adaptive Neural
Network Arrays (DANNA). DANNA is a digital discrete spiking neural network architecture
with software, FPGA, and VLSI implementations. This work introduces a successor
architecture built on the lessons learned from prior models. The DANNA2 model offers
an order of magnitude improvement over DANNA in both simulation speed and hardware
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For several decades, advances in computing have revolved around MOSFET scaling and
Von Neumann-like architectures. Exploiting the enhanced properties and characteristics
of ever smaller transistors, computers became more complex, faster, and cheaper every
year. Unfortunately, these formerly reliable yearly advances are no longer. With each new
fabrication process, the difficulty in reducing MOSFET feature size is increasing, and we are
very close to the end of silicon based FET scaling.
This alarming realization is prompting research into alternative, non-Von Neumann
architectures which may be able to provide another jump in computational capability
and efficiency. Neuromorphic computing is one alternative starting to gain traction.
Neuromorphic computing aims to utilize biological concepts to construct vastly parallel,
efficient, and intelligent computational devices.
This work details the DANNA2 neuromorphic model which provides both a software
simulator and an FPGA hardware implementation. It leverages the prior work of the
TENNLab research group to integrate into a full stack simulation, training, and application
framework. Then, this work presents results demonstrating the improvements in the second





NeuroGrid is a mixed signal neuromorphic computing project from Stanford University
capable of large simulations. NeuroGrid aims to be biologically accurate by using
sophisticated silicon neurons. These neurons are then grouped into a Neurocore IC as shown
in figure 2.1. Each Neurocore is a 12 × 14mm die implemented in a 180 nm CMOS process
which is sufficient to implement an array of 256 × 256 neurons. A NeuroGrid system then
uses a binary tree of 16 Neurocore ICs along with supporting communication elements. The
resulting implementation yields good efficiency with the authors measuring only 941 pJ per
synaptic activation [2].
Figure 2.1: Depiction of a Neurocore IC with silicon neurons [2]
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Figure 2.2: Illustration of Spinnaker’s internal organization [20]
2.2 SpiNNaker
SpiNNaker is a parallel computing architecture project from The University of Manchester.
Unlike other architectures designed for spiking neural network simulation, SpiNNaker adopts
a traditional ARM968 processor core within a globally asynchronous locally synchronous
(GALS) system on chip [21]. By using a CPU instead of specialized circuitry, different neuron
and synapse models may be simulated on the same system with minimal restrictions. Each IC
features 18 cores, and each core is expected to run event simulations of around 1,000 neurons
[20]. However, while SpiNNaker is designed for neural simulations, the architecture could
theoretically support other massively parallel applications if the included communication
structure can fit the application.
2.3 Darwin
Darwin is a digital spiking neural network architecture with FPGA and VLSI implementa-
tions. It uses an event driven execution scheme allowing for efficient and flexible operation.
Darwin uses a combination of global parameters, per-neuron parameters, and synapse
attributes. Global parameters are stored in fast registers and affect all neurons in the
3
Figure 2.3: Diagram of the Darwin neuromorphic architecture [16]
network. These parameters include a decay constant, scaling factor, firing threshold, and
refractory period. Neuron parameters build on top of the global parameters and include
the current potential, remaining refractory period, and a delay queue. Synapse weights and
delays are stored off-chip due to the less frequent access patterns and the increased storage
requirements. An overview of the architecture is shown in figure 2.3.
The choice of synapse delay determines how many neurons the system may implement.
With a maximal delay of 15, only 2048 neurons can be utilized, but as the delay is reduced
to 1, Darwin can accommodate 32,768 neurons and one billion synapses. This trade-off is
directly related to the time multiplexing of the physical neurons and the storage requirements
of additional delay slots.
The Darwin architecture has been successfully implemented in 180nm CMOS at a clock
speed of 70 MHz and typical power consumption of 0.84 mW/MHz. As a proof of concept,
Darwin is able to classify a handwritten digit at 93.8% accuracy with a latency of 0.16
seconds when running at a rate of 25 MHz [16].
2.4 IBM TrueNorth
IBM released a neuromorphic architecture called TrueNorth in 2014. The implemented chip
uses 5.4 billion transistors to create 4,096 neurosynaptic cores with each core supporting up
to 256 neurons. Additionally, each neuron may have up to 256 synapses. Neurons operate
at a discrete time interval of 1 millisecond which corresponds to 1 KHz. Spiking events are
routed between cores using time-multiplexed wires on a two-dimensional mesh network, and
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Figure 2.4: Diagram of various concepts for IBM TrueNorth [17]
spikes can be configured to have a 1 to 15 time step axonal delay. Figure 2.4 shows various
aspects of the TrueNorth architecture at different levels in its hierarchy including multi-chip
scaling.
TrueNorth has been shown to perform object detection and classification in real-time on
streaming video data. During this task, the chip consumed 63 mW which demonstrates the
low power nature of TrueNorth’s approach [17].
2.5 Intel Loihi
Intel Loihi is a fully asynchronous neuromorphic architecture. As with TrueNorth, Loihi
implements a mesh network of neuromorphic cores. Loihi uses 128 neuromorphic cores
paired with three small x86 cores for control and support purposes. Each neuromorphic
core has 1,024 spiking neural compartments. Neurons may be formed from grouping these
compartments into trees, or in the simplest case, a neuron can be formed from a single
compartment. Figure ?? shows the microarchitecture found in these neuromorphic cores.
One of the unique features of this architecture is the inclusion of a microcoded learning
module which allows for a wide range of plasticity mechanisms within the core itself [8].
5
Figure 2.5: Flow diagram of Intel Loihi’s neuron processing [8]
Loihi aims to support flexible connectivity in an efficient manner by using sparse network
compression, core-to-core multicast, variable length synaptic formats, and population-based
hierarchical connectivity. These methods aim to reduce the number of messages and the






Neuroscience Inspired Dynamic Architecture (NIDA) is a three dimensional spiking neural
network model introduced by Schuman et al. to facilitate research into neuromorphic systems
[24]. All of the subsequent TENNLab models trace their roots to NIDA, and it provides a
common baseline when analyzing a new model’s behavior.
As a software-only research model, NIDA has significant flexibility. It imposes no
connectivity restrictions, and parameters are defined as double precision (64 bits) floating
point values. Neurons use an accumulate and fire model with options for different types
of leak dynamics. Synapses connect neurons together with a configurable weight value.
Synapses also apply a temporal delay from when a pre-synaptic neuron fires to when the
post-synaptic neuron receives the charge. This delay is proportional to the Euclidean distance
between the two neurons [24].
In order to better understand the behavior of a certain network, NIDA has a three
dimensional graphical visualizer which can display the network graph as well as the current
activity throughout the network [12]. An example image from the NIDA visualizer can be
seen in figure 3.1.
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Figure 3.1: Visualization of an example NIDA network [23]
Figure 3.2: Diagram of DANNA’s restricted connectivity [7]
3.2 DANNA
Dynamic Adaptive Neural Network Array (DANNA) is a two dimensional digital hardware
architecture representing the first efforts to build a NIDA-like neuromorphic processor [25].
Unlike NIDA, DANNA is flattened onto a two dimensional grid. Neurons still use an
accumulate and fire model, but a neuron’s firing threshold is reduced to an 8 bit integer.
Synapses similarly are reduced to 8 bit integer weight values, and synaptic delay is no longer
based upon Euclidean distance.
A DANNA hardware array is built as an N ×N square grid of DANNA elements. Each
DANNA element may be configured as a neuron or as a synapse. Both the parameters and
connectivity of an element may be configured at runtime. However, in order to accommodate
configurable connectivity while also scaling to arbitrarily large arrays, DANNA only allows
8
Figure 3.3: Visualization of an example DANNA network [25]
nearest 16 neighbor connectivity for each element [7]. This connectivity pattern can be seen
in figure 3.2.
The DANNA ecosystem is now very mature with software [9], FPGA [25], and
VLSI [10] implementations. Hardware DANNA systems may communicate with a host
computer through a few different high speed interface including USB and PCI Express
[30]. Furthermore, DANNA chips may be tiled to form larger arrays with some additional
restrictions at the chip boundary points [13]. This allows for very large networks to be
executed efficiently in hardware.
Also, like NIDA, DANNA has a visualizer to graphically display and analyze a network
and its activity during a task. The visualizer can be run in a web browser and uses sockets
to receive the relevant information to display. An image from the DANNA visualizer can be
seen in figure 3.4.
One example of a successful DANNA deployment is NeoN. The NeoN robot is able to
use an FPGA implementation of DANNA to perform a simple real-time robotic navigation
task [18]. The robot sweeps and samples a LIDAR unit to see the space ahead of it, and
this data is converted to spiking inputs. DANNA then determines the speed of the left and
right motors, and the process repeats.
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Figure 3.4: An image of the NeoN Robot [18]
Figure 3.5: Diagram of a mrDANNA core [5]
3.3 mrDANNA
Memristive Dynamic Adaptive Neural Network Array (mrDANNA) is a future-focused
architecture aiming to exploit the unique properties of memristors to design and fabricate a
highly efficient mixed-signal neuromorphic circuit [5]. In the mrDANNA model, neurons and
synapses are paired together into mrDANNA cores as shown in figure 3.5 which contrasts
with DANNA. However, due to the use of memristors for the synaptic aspects of the system,
using a single unified element design which may be a neuron or a synapse as with DANNA
is simply not feasible.
Simulation results indicate mrDANNA networks may be incredibly efficient with a simple
task requiring on the scale of micro-watts [6]. Unlike DANNA, the full capability of
mrDANNA cannot be demonstrated on an FPGA, but there has been significant work
towards VLSI implementations of mrDANNA with hafnium oxide based memristors paired
with a standard CMOS process [4].
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3.4 EONS & Application Framework
In order to train these models and develop a suite of applications, the TENNLab group
has developed a neuromorphic framework based on the abstraction of models, training,
and applications [22]. Through this framework, models may be trained with Evolutionary
Optimization for Neuromorphic Systems (EONS). This approach uses genetic algorithms to
generate networks of varying topologies and parameters until a suitable network is found.
The process begins with a random population of networks. Each network is given a score by
a fitness function. The fitness function is defined by an application to assess the performance
of a network for its desired task. Once all the networks have been evaluated, the networks
are ranked based upon their fitness score, and better performing networks are preferentially
selected to survive. These networks can then mutate into new networks by changing the
topology or parameters of part of the network. The networks may also combine together
with a crossover mutation to create children networks. A new population of networks is
formed through these two mechanisms, and these new networks are evaluated again. If a
network reaches a certain fitness score or if the training has reached a certain number of
iterations, then the best network is saved, and the training is complete. Otherwise, the
process cyclically continues until one of two stopping conditions are met. [23]
The training process was originally developed for single machine training, but we now
may utilize parallel evolutionary optimization across a collection of machines [26]. Due to
the complexity of solving certain problems with EONS, parallelizing across a supercomputer




This chapter introduces and describes the DANNA2 model. This spiking recurrent neural
network model is the culmination of lessons learned from the TENNLab group’s prior efforts
in order to create a more effective discrete digital neuromorphic system.
A core belief throughout the development of DANNA2 is that the model should be created
with an understanding of the simulation and hardware architecture but not dependent upon
either. That is to say this model is generic and not necessarily dependent on a singular
implementation and the quirks which may go with such an approach.
The DANNA2 model consists of three major interrelated concepts – Neurons, Synapses,
and Arrays. Each concept is addressed in detail within its own section.
4.1 Neurons
The core compute unit in DANNA2 is the neuron. DANNA2 uses a leaky accumulate and
fire approach with discrete time-steps and configurable linear charge leak.
Each neuron accumulates charge from input spikes. At the end of a cycle, if the neuron
exceeds its threshold, it fires, resets its charge to a resting state, and enters refractory. In
the refractory period, the neuron may accumulate new charge, but it may not fire again until





wi(t)xi(t) +Hkj(t− 1) − Lkj(t− 1) (4.1)
akj(t) = f(Hkj(t)) =
1 if Hkj(t) ≥ θ(t)0 if Hkj(t) < θ(t) (4.2)
The neuron charge function is expressed in equation 4.1, and the neuron activation
function is expressed in equation 4.2. These equations build on DANNA’s neuron equations
by adding a leak functionality [11] [19].
DANNA2 neurons are allowed integer thresholds in the range [0, 1023]. This represents
10 bits of unsigned integer precision. The refractory period for a neuron may be configured
as up to 7 cycles after a fire. Optionally, the refractory may be set to 0 which means a
neuron can fire on consecutive cycles with no effective refractory.
Importantly, DANNA2 neurons treat all fires for a given cycle to be simultaneous with
no ordering or other differentiation. With the previous DANNA model, fires were randomly
sequenced on different sub-cycles only guaranteeing that the fire would not be skipped.
4.2 Synapses
In order to connect neurons together, DANNA2 uses explicit instances of synapses. A
synapse is responsible for carrying fires from a pre-synaptic neuron to a post-synaptic neuron.
Each synapse carries these fires with a configurable and possibly dynamic weight value.
This weight value is the amount of charge which the post-synaptic neuron will accumulate.
Additionally, a synapse may impose some configurable delay in transferring the fire.
In DANNA2, a synapse is allowed to have integer weights in the range [−256, 255]
representing 9 bits of signed precision. This is a single bit expansion beyond the 8-bit
weights allowed in DANNA but remains much less than the 64 bit floating point weights
found in NIDA.
Synaptic delay is restricted to a maximum of 15 cycles of delay. DANNA previously
allowed much longer delays, but the flexibility of long delays is unlikely worth the additional
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overhead required. Furthermore, DANNA did not expose the full range of delay to EO, so
longer delays were never used in practice.
4.2.1 Spike Timing Dependent Plasticity
A common online learning algorithm for spiking neural networks is Spike Timing Dependent
Plasticity (STDP). Many neuromorphic systems seek to include some form of online learning
for in the field adaptation [28]. DANNA2 offers a simplified generic STDP implementation
using a look up table keyed on the time difference between a neuron and synapse fire. This
time difference is referred to as ∆t and is calculated as shown in equation 4.3.
∆t = tsynapse fire − tneuron fire (4.3)
STDP weight adjustments are assessed when either the neuron has just fired or the
synapse has just fired. For example, when the neuron has just fired, the ∆t is the time since
the last synapse fire, and when the synapse has just fired, the ∆t is the time since the last
neuron fire.
W (i, j)t = W (i, j)t−1 + S(∆t) (4.4)
The weight update rule is shown in equation 4.4. W (i, j)t represents a synaptic weight
from i to j at time t, and the S(∆t) function represents a look up in to the defined STDP
table at key ∆t. This adjustment is assessed after a synapse has already passed its weight
for the given time step.
4.3 Arrays
In order to have a functional system, neurons must be connected together with synapses
into directed graphs. These directed graphs are referred to as networks. With DANNA2, a
network is implemented onto an array of DANNA2 elements.
Currently, there are two types of arrays – grid arrays and sparse arrays. With both
array types, there are a few common concepts. Every element is given coordinates on
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a two dimensional plane, and typically each neuron is restricted to 24 incoming synaptic
connections. Inputs to the array are representatively located along the first column of
coordinates in the network, and outputs are in the last column.
4.3.1 Grid Arrays
DANNA2 grid arrays are similar to DANNA arrays. A grid array is a rectangular matrix
of elements with restricted connectivity. In a grid array, one neuron may only be directly
connected to another neuron within ±2 in each dimension. That is to say each neuron has a
5 × 5 neighborhood of connectivity.
This restriction leads to the need to daisy-chain elements together to span the distance
across the array. In some use cases, this requires additional neurons, and the resulting
network may be more difficult to train or have lower performance as a network made without
these restrictions.
4.3.2 Sparse Arrays
DANNA2 sparse arrays are directed graphs of neurons with fewer connectivity restrictions
than grid arrays. For a sparse array to be hardware implementable, it must only have 24
inputs for any one given neuron. However, this can somewhat mitigated with clever usage
of fan-in elements.
As discussed later, many applications will train to higher fitness in less time using a
sparse array. Furthermore, sparse arrays typically will require fewer overall neurons, and
when deploying a sparse array on an FPGA, unused elements can be optimized out of the





The element is the core building block of the DANNA2 hardware architecture. Each element
contains an accumulate and fire neuron with configurable linear leak along with the capacity
for 24 synapses. Synapses are processed through synapse units, and synaptic delay is
provided through synapse distance registers.
An overview of the element design can be seen in figure 5.1. The arrows designate the
flow of data through the element design. Each of the blocks in the element digram represents
a separate subcomponent of the design. Every element has an up counter referred to as the
sub-cycle counter. It counts from 0 to 9 when the array is running to synchronize the state
machines of each subcomponent. Each set of 10 counts is referred to as a network cycle and
represents a single time value in the network execution.
5.2 Accumulate and Fire Neurons
The neuron component of the DANNA2 element is required to accumulate charge and either
fire once a threshold is met or forward the accumulation to another neuron. This functionality
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Figure 5.2: Adder tree to generate new neuron charge value
5.2.1 Accumulator
The accumulator is implemented with an adder tree to accommodate all of the possible
sources of charge which may arrive in a given cycle. This allows for up to three synapse fires,
a leak value, and forwarded charge from a fan-in element to be accumulated into the prior
charge in a single cycle. A depiction of the adder tree can be seen in figure 5.2.
The adder tree only accumulates charge when the array asserts the run enable flag.
Otherwise, the registers receiving the new charge maintain their previous value.
5.2.2 Compare and Fire
After all the charge has been accumulated for a network cycle, the neuron must compare
its charge to its configured threshold. In order to determine if the element should fire, it
must also consider the neuron’s refractory period. The refractory period is implemented as a
loadable counter which loads the configured refractory duration after each outgoing fire. The
refractory counter counts down after each network cycle, and the neuron is only permitted
to fire when both the refractory counter is zero and the accumulated charge exceeds the
threshold. This check occurs on the last sub-cycle count of each network cycle such that the




Figure 5.3: A partial depiction of the synapse distance register
5.2.3 Charge Forwarding
The neuron may disable firing and instead be designated as a fan-in element. A fan-in element
accumulates charge as a regular element, but rather than comparing against a threshold and
firing, it forwards its accumulated charge to a nearby neuron. Each network cycle, the charge
starts fresh from a reset state and the immediately prior charge held in the charge forwarding
registers.
This implementation allows for an element to connect more then 24 synapses to a single
neuron. However, each fan-in hop implicitly adds one additional network cycle of delay for
all of its accumulated charge because the charge will not arrive until the cycle after it was
accumulated. Additionally, only 13 bits of charge will be forwarded. This value is sufficient
for a fully utilized fan-in element, but it is not sufficient if multiple fan-in elements are daisy
chained and all available synapses fire within the same time cycle.
5.3 Synapses
With DANNA2, synapses are now bundled within every element. The DANNA2 element
embeds the capacity to store and process 24 synapses with programmable weights and delays.
5.3.1 Synapse Distance Registers
In order to provide a programmable delay, or distance, for each synapse, incoming fires are
fed into the appropriate synapse distance register. Each distance register is a shift register
with a configurable tap up to 15 shifts. Each shift register only shifts its data once per
network cycle which means it is disabled for nine out of every ten sub-cycles. The data is
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Figure 5.4: Synapse table data layout
read from the distance register on a designated clock cycle based upon its corresponding
synapse index. Three synapse distance registers are read at one time to align with the three
synapses read from the synapse table.
5.3.2 Synapse Units
Synapse units are responsible for passing through the synaptic weight to the accumulator
if the synapse is firing. When STDP is enabled, the synapse units will track the timing of
synapse fires and apply changes to the synapse weight. The STDP table is hard-coded as a
look up table keyed on ∆t, but it may be easily modified prior to synthesis when targeting
FPGA applications.
In order to determine ∆t, the synapse unit stores a counter value for each synapse in the
synapse table. The value counts up to a maximum value representing how many network
cycles have elapsed since its last fire. Simultaneously, the neuron has an up counter since
its last fire. STDP is only applied when a fire has occurred within the neuron or synapse,
so one of the two counter values will be zero. If the non-zero counter is not at its maximum
value, then it represented the index into the STDP value look up table, and the synaptic















Figure 5.5: Depiction of connectivity between elements and array control
5.3.3 Synapse Table
All of the synapse’s state aside from queued fires in the synapse distance registers is stored
within the synapse table. The synapse table is a small, simple RAM with a width of 36 bits
and depth of 8 lines. Within the FPGA implementation, this table is mapped to distributed
RAM (LUTRAM) with an asynchronous read port and a synchronous write port. The read
address and write address for a given cycle is based upon the the sub-cycle counter. A
synapse is read and processed in one sub-cycle, and it will be written back to the table with
any updates on the follow sub-cycle. Figure 5.4 shows the layout of data elements within
the synapse table. Each line in the table has simply stores the weight and time since last
fire for each set of 3 synapses.
5.4 Element Control
Every element receives three globally routed signals — a 100MHz clock, a global reset,
and a run enable signal. Additionally, each element is chained together with a simplified
programming bus to allow for configuration and debugging of each element in the array.
5.4.1 Programming Bus
In order to configure the parameters and connectivity of each element within the array, each
element must allow for a programming interface. In DANNA2, this is implemented with a
48-bit data port and a packet start signal. On the first cycle in which a new packet arrives on
this interface, the packet start signal is asserted. The element checks the data to determine if
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Figure 5.6: Layout of initial addressing packet over element programming bus




Figure 5.7: Layout of synapse information over element programming bus
it is the packet’s destination. If so, it uses the next 9 cycles of data to configure the element.
If the element is not the chosen destination, it forwards the data and the packet start signal
to the next element. Elements are daisy-chained together as shown in figure 5.5, and global
signals are broadcast to all elements.
In order to configure an elements, three packet types are sequenced through the
programming bus. Initially, the first transmission is contains the element address to indicate
the destination for the following data. This is shown in figure 5.6. Following the address
transmission, eight sets of synapse data transmissions are immediately sent containing the
weights and delays for each of the 24 synapses within an element. The data layout for this
transmission is shown in figure 5.7. Lastly, the tenth and final transmission contains the
configuration parameters for the neuron within the element as well as a bit to designate if
STDP learning should be enabled. This transmission format is shown in figure 5.8.
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Threshold Refractory Leak
S F
Figure 5.8: Layout of neuron information over element programming bus
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Table 5.1: Table of Programmable Parameters
Parameter Bits Range
Neuron Threshold 10 [0, 1023]
Refractory Period 3 [0,7]
Charge Leak 3 [0.7]
Synapse Weight 9 [-256,255]
Synaptic Delay 4 [0,15]
STDP Learning 1 Enable/Disable
5.4.2 Programmable Parameters
DANNA2 has several programmable parameters as listed in table 5.1. These are the values
sent through the programming bus in order to represent a given network on a hardware
array.
5.5 Array Control & Communication
Communication to a hardware implementation uses standardized protocols and interfaces for
both intra-FPGA communication and external communication. For ease of implementation,
all incoming and outgoing packets are 64 byte packets with a fixed format.
5.5.1 AXI-4 Stream Interface
ARM develops a variety of common interfaces for reusable IP within system on chip designs.
The Advanced eXtensible Interface (AXI) is a very popular interface for both ARM and
FPGA IP design. The AXI-4 standard defines a streaming data protocol referred to as AXI-
4 Stream. The steam is a unidirectional master to slave interface with a data channel and
at least two status flags. The master asserts when data is valid, and the slave asserts when
it is ready to accept new data. New data can only be transfered each cycle that both the
valid and ready flags are asserted.
DANNA2 uses this interface in order to transfer packets to and from other components
within the FPGA implementation. DANNA2 actually uses two of these streaming interface.
One slave interface is used to receive input packets from a host, and one master interface
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is used to send output packets to a host. This allows for arrays to be embedded as a co-
processor into other FPGA-based systems with minimal additional work. A similar scheme
has been used with DANNA [30] [18].
5.5.2 PCI Express Interface
By using a PCI Express capable FPGA add-in card, DANNA2 may also be used a co-
processor in a standard desktop machine. Currently, Xillybus is used to implement and
abstract the complexities of PCI Express [3]. Through the Xillybus abstraction, a software
layer effectively allows the host to write packets to a DANNA2 device through a file
descriptor. Likewise, when new output packets are available, the host can read those packets
through a separate file descriptor.
5.5.3 Host to Array Packets
The host computer may send three types of packets to the DANNA2 hardware array. The
host may configure an element’s connectivity and parameters with a configuration packet as
shown in figure 5.11. This is necessary in order to load a new network onto the array. The
host may also send fire commands to be executed at a specific cycle with a step and fire
packet as shown in figure 5.12. If the host wants to step forward in time but not fire, it may
set the network cycle populate each input field with 0 to advance time but not fire. Lastly,
the host may choose to reset the state of the array with a reset packet as shown in figure
5.10.
5.5.4 Array to Host Packets
Currently, DANNA2 only supports one outgoing packet type for sending output fires. This
packet is shown in figure 5.12. Each output fire is arranged in a bit field which allows for
up to 416 output neurons to be sent in one packet. Present implementations cannot take
advantage of so many outputs, but in the future, it is easy to imagine utilizing the full
capacity of the packet specification.
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Figure 5.9: Step and Fire Packet Description
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Figure 5.10: Reset Packet Description
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Figure 5.11: Configuration Packet Description
0 3 7 11 15 19 23 27 31
Packet type
Network Cycle (64 bits)











Figure 5.12: Output Fire Packet Description
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Figure 5.13: Depiction of Xilinx KCU1500 development board [kcu]
Figure 5.14: Schematic of DANNA2 element generated by Xilinx Vivado
5.6 FPGA Implementation Results
To deploy DANNA2, the VHDL code must be synthesized and implemented for an FPGA. In
this case, a Xilinx KCU 1500 development board with a Xilinx Kintex Ultrascale XCKU115
is the target platform, and Xilinx Vivado 2017.2 is used to perform the synthesis and
implementation. Figure 5.13 is an image of the development board. Most of the additional
functionality such as DDR4 and QSFP goes unused for DANNA2.
Figure 5.14 shows a high level RTL view of a single DANNA2 element in Xilinx Vivado.
Because the element uses a hierarchical design, the schematic shows a top level view of the
subcomponents and their associated connections to other subcomponents.
Table 5.3 shows how the DANNA2 architecture maps to an Xilinx Ultrascale FPGA. A
key goal of DANNA2 is map efficiently to both Xilinx series 7 and Xilinx Ultrascale FPGAs
so that large arrays may be deployed. This utilization may be compared to DANNA on
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Table 5.2: FPGA Utilization for DANNA on Xilinx Kintex Ultrascale
Parameter 10 × 10 40 × 40 50 × 50 55 × 55 Device Maximum
LUTs 20511 258339 400681 479618 663360
Registers 22274 229448 352768 424703 1326780
CLBs 4751 50939 79584 82920 82980
Table 5.3: FPGA Utilization for DANNA2 Grid on Xilinx Kintex Ultrascale
Parameter 10 × 5 40 × 20 60 × 30 70 × 35 Device Maximum
LUTs 13855 186441 418141 555537 663360
Registers 10575 77212 163079 218742 1326780
CLBs 2831 28793 62177 77044 82980
the same FPGA which is shown in table 5.2. As demonstrated, the largest DANNA array
can be 55 × 55 elements, and the largest DANNA2 array can be 70 × 35 elements. This
represents a notable increase of at least 60% more usable neurons because each DANNA
neuron and synapse pair requires a minimum of two elements. Additionally, this DANNA2
array can have 70 inputs and 70 outputs, but the 55 × 55 DANNA array may only have
32 inputs and 32 outputs due to packet format restrictions. Together with the increased
neuron density and greater connectivity options, this represents a significant improvement
in network capacity for DANNA2.
Importantly, using a sparse array implementation, density may be further improved by
only synthesizing the elements being utilized for a given design. This gives the opportunity
for the synthesis software to optimized out unused functionality. It is expected this could
yield on order of 20% more elements on a given FPGA as compared to a grid array






DANNA2 uses an object oriented approach to representing networks. A Network class uses
a hash table as a key value store which is keyed on a neuron’s coordinate pair location and
contains a pointer to the neuron as the value. Each neuron is implemented with a Neuron
object which contains both the configuration and the state of the neuron. The neuron
also stores all of its input synapses and pointers to all of its output synapse connections.
Each Synapse object also stores its configuration and basic state information. The Network
class also contains basic information such as dimensions, STDP configuration, and leak
configuration.
A network may be serialized to a simple text file format, or it may be created procedurally.
When training networks, the Network object is created from generic graph representation
used by EONS. The best network for each epoch is typically then serialized and written to
a file.
The network file format follows a very simple scheme. Example networks may be found in
the appendix. The first line of the serialization recognizes the network as DANNA2 network.
The second line provides a version to accommodate for potential changes in future iterations.
The third line then gives the dimensions of the network as width and height, and it also lists
the leak value (l) and if STDP is enabled (s). Each line starting with an N defines a neuron
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Figure 6.1: DANNA2 simulation flow chart
an S immediately following a neuron defines an input synapse for the last defined neuron.
Synapses list the row and column of their pre-synaptic neuron followed by the weight value
and the delay count. Lines starting with I or O define inputs and outputs for the network.
Once a network is constructed, the network object may be passed to the software
simulator or to the hardware interface for execution. The same network representation
is used for either, but it is primarily optimized for interfacing with the simulator.
6.2 Event Simulation
A key feature to the DANNA2 model is fast simulation on a traditional computer. DANNA2
uses an event-style, single threaded simulator which is optimized for operating on sparse
recurrent networks. The basic flow of simulation is shown in figure 6.1.
Prior to beginning a simulation call, inputs are queued for the network. These inputs
have a charge value for a specific input at a designated time. Prior to starting the simulation,
these input fires are sorted by time.
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For each time t, the simulator first checks to see if any inputs are scheduled for the current
time. These fires are processed and removed from the queue. Then, the simulator checks to
see if any internally generated fires are set to occur for the current time.
To process a given fire event, the simulator checks if it has processed the post-synaptic
neuron at least once for the current time t. If not, it checks for underflow and overflow as
well as optionally applying any charge leak since the last time the neuron was processed.
The simulator then adds the weight from the firing synapse to the charge value of the post-
synaptic neuron. If the updated charge exceeds the neuron’s threshold, the neuron is added
to a list of potentially firing neurons. A fire may not yet be issued because another inhibitory
fire could occur during the same network cycle. At this time, the depression half of STDP
may be applied.
Once all fire events have been processed for time t, the simulator iterates through its
list of possibly firing neurons to determine if new fire events should be issued. If a neuron
exceeds it threshold and is not in refractory, the neuron issues fire events for each output
synapse. The neuron’s charge is reset, and it enters refractory. At this time, the simulator
may process the potentiation phase of STDP for each of its input synapses.
If a neuron exceeds its threshold but is in refractory, a “null” fire event is scheduled for
when it will exit refractory. This will result in the neuron being processed again even if
another fire does not arrive, and if the neuron still exceeds its threshold, it will then fire
when exiting refractory.
When scheduling fire events, typically other models use a data structure like a priority
queue or some other sorted structure. However, because DANNA2 does not impose an
ordering of fires within a given network cycle and because DANNA2 has a maximum synaptic
delay of 15 cycles, the simulator uses a circular buffer of fire queues combined with effectively
a rotating bucket sort. This structure is shown in figure 6.2. Fires are scheduled in the queue
whose index is the lower 4 bits of the desired time. The desired firing time is calculated by
adding the time of the next cycle to the synaptic delay as shown in the following equation.
Schedule Time = Current Time + 1 + Synaptic Delay (6.1)
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Figure 6.2: Depiction of the rotating fire event queues
This schedule time is then used to determine which queue should add the fire.
Queue Index = Schedule Time mod (Synaptic Delay + 1) (6.2)
Because the maximum configurable delay is 15, this reduces to the time modulo 16 which
may implemented as a bit mask for the lower 4 bits of the time.
Queue Index = Schedule Time mod 16 (6.3)
6.3 Performance Analysis
6.3.1 Methodology
In order to compare the performance of the DANNA2 simulator to the DANNA event
simulator, it is necessary to define a clear testing methodology which can accommodate
both models in a fair manner. Fundamentally, DANNA2 and DANNA have different base
units when defining a network, so a test structure must work similarly for each model.
The simplest test structure for both models is a pass-through network. A path-through
network simply passes a fire from an input neuron directly to the designated output with
effectively no additional logic.
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Figure 6.3: A graph of benchmark results for the DANNA simulation and the DANNA2
simulator
These tests were executed on an AMD Threadripper 1900X CPU with 32GB DDR4-2133
RAM. Tests were executed hundreds of times to produce a representative average elapsed
time for each input size.
6.3.2 Results
The results from this test are shown in figure 6.3. For arrays up to 120 × 120, DANNA2 is
better than 10× faster than the DANNA event simulator. However, at larger array sizes,
DANNA2 is only around 4× faster. This appears to be due to memory and cache effects.
The test requires many more neurons for DANNA2 as compared to DANNA, so when the
network size significantly exceeds the last level cache, the simulation becomes more memory
bandwidth limited. The event driven simulation results in memory access patterns which
may be difficult to efficiently and effectively pre-fetch, so the main system RAM performance
becomes the bottleneck. Nevertheless, DANNA2 does demonstrate a significant speedup in
this test. Typical networks will not utilize every neuron in an array like in this test, but






The primary training method for DANNA2 is the Evolutionary Optimization for Neu-
romorphic Systems (EONS) platform developed by the TENNLab group. Evolutionary
optimization, as detailed in the previous work section, leverages genetic algorithms to
determine both the topology and parameters for a neural network. EONS has a generic
graph implementation which allows for a model to convert to generic, parameterizable graph.
This graph is then transformed using mutation and crossover operations producing a new
graph. The model may then convert back to its native format and execute the network.
DANNA2 uses this generic graph approach to offload all genetic operations to the current
EONS implementation. Depending on DANNA2’s own parameters, it can provide EONS
with different configurations with varying levels of constraints. EONS will then respect
these constraints when generating networks.
7.1.1 Array Restrictions
EONS must be informed of the various restrictions of the DANNA2 model depending on
which array type is used. When training grid arrays, connectivity must be limited for a
neuron to its 24 neighbors. If a connection needs to be made beyond this, EONS is required
to add new neurons along the path in order to make the connection. Sparse arrays have no
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such limitations, and any connection may be made regardless of distance. However, sparse
arrays are still restricted to the ratio of 24 incoming synapses per neuron due to the design
of the element. At this time, EONS is unable to utilize fan-in elements to circumvent this
restriction in either grid or sparse arrays.
If one desires to train a network which may not be executable in the current hardware
architecture, the DANNA2 software implementation allows the user to override these
restrictions to explore other possibilities. Most parameters within DANNA2 may be
overruled by the user including the value ranges for thresholds and weights. As with
connectivity, if these values exceed the default configuration, the network may not be able
to run in the developed hardware architecture.
7.1.2 Network and Device Metrics
In order to direct the training process, EONS can apply metrics as multiplicative factors
to each network’s assigned fitness score. These metrics work to bias the evolutionary
optimization algorithm to preferentially select networks which both offer good application
fitness and high metric scores.




Network size is one metric to optimize when optimizing the overall size, weight, and power
of a neuromorphic system. By reducing the total number of neurons, the device size and
power requirements may also be reduced. We give the training algorithm a set coordinate
space to build the network, and through this metric, it is incentivized to use fewer hidden
neurons relative to the given space.




Table 7.1: Network size and performance with applied metrics
Application Neurons Synapses Testing Score
Robonav 20.68 31.59 0.3882
Robonav Optimized 14.34 23.16 0.3790
Iris 18.09 21.99 0.9355
Iris Optimized 7.01 6.11 0.9412
Spiking Activity
Spike activity is another useful metric for optimizing the active power usage of a
neuromorphic system. The training algorithm is biased with this metric to prefer networks
which require fewer spikes to evaluate each training case. There are several reasons why a
certain network may spike less including fewer synapses and higher neuron thresholds, and
EONS is inherently capable of dealing with this trade-off.




In order to gather some preliminary results for these metrics, two applications are considered
– iris flower classification and robotic navigation (Robonav). Each of these applications are
further explained in the application results section.
For each application, 100 training runs were collected with and without applying network
metrics. The Robonav application is limited to 20 training epochs in this test, and iris flower
classification is limited to 100 training epochs. The results are summarized in table 7.1.
It appears from this limited testing that applying network metrics has a minimal impact
on the testing score of a resulting network. Importantly, however, neuron and synapse counts
are dramatically reduced as compared to standard training. Moving forward, these metrics





In this chapter, a collection of applications are evaluated across different TENNLab models
and architectures to demonstrate the advantages and feasibility of DANNA2. All of the
application benchmarks are executed on the TENNLab group’s high performance computing
cluster. Each training session runs on a single core for a fixed period of time or until
convergence. Each node of the cluster uses AMD Opteron 6180 SE processors running at
2.5 GHz. The total cluster contains 1728 cores, so many training sessions may be run in
parallel with different random starting seeds to obtain statistically significant results for each
application and each model.
8.1 Binary XOR
The 1-bit binary XOR problem is a simple binary operation which represents a basic building
block of digital logic. Training a network to execute a 1-bit XOR operation is a simple task
to demonstrate the baseline capability of a model. As shown in Figure 8.1, this problem is
trivially solvable by each of the sampled models.
8.2 Galois Field Doubling
Moving beyond a single bit XOR, this application trains networks to double a w-bit number



















































































































































































































































































Figure 8.1: Results for XOR
and complexity of the problem also increases. In each of these tests, training was run on
single CPU core of our compute cluster for roughly 5 hours. Additionally, the DANNA2 data
points for this application use the sparse array configuration with synaptic delay disabled.
These data points were collected in collaboration with Dr. James Plank, one of the leaders
of the TENNLab research group.
Figure 8.2 shows the training results for DANNA2, mrDANNA, and NIDA for w values
from 3 to 5. At w = 3, each of the models may solve the problem with perfect accuracy.
However, DANNA2 is more likely to converge to a solution than the other two models. As
the w value increases, the performance of mrDANNA and NIDA decrease. By w = 5, NIDA
is no longer able to converge to a reasonable solution.
Figure 8.3 continues the results for w values from 6 to 8. By w = 8, none of the models
were able to converge to a proper solution to the problem. As with w = 5, NIDA is unable
to solve any aspect of the problem which is concerning. This led to investigating how certain
parameters can affect the training performance of this application.
The first theory for NIDA’s poor performance is its distance based synaptic delay model.
This is one of the primary functional differences between NIDA and DANNA2, so it appears
to be a good place to start. To test this theory, the maximum delay parameter for DANNA2











































































































































































































































































































































































































































































































































































































































































Figure 8.4: Results for varying maximum delay for Galois Field Doubling W = 5
performance. The w = 5 test was chosen for its moderate difficulty. 100 tests per maximum
delay setting were run. The results are shown in figure 8.4. There is a clear drop-off in
performance in DANNA2 when the maximum delay is at its default. Removing delay totally
resulting in the fastest convergence. NIDA, however, does use fixed length delays, and as the
network size increases, the potential length of a synapse to connect two distant neurons also
increases. Likely, this makes the larger w values very difficult or impossible to solve with the
current application setup.
However, rather than modifying model parameters, application parameters may be a
better solution. The application uses a relatively short simulation runtime of only 20 network
cycles. Similar to the delay experiment, this work examines how varying the runtime from
10 to 200 network cycles could effect DANNA2 when the maximum synaptic delay is set to
the default value of 15 cycles. Figure 8.5 demonstrates a similar, clear scaling as the delay




























































































































































Figure 8.5: Results for varying run time for Galois Field Doubling W = 5
8.3 Iris Flower Classification
Iris flower classification is a classical machine learning problem [14]. This dataset is easily
obtained from the UCI Machine Learning repository [15]. Previously, the TENNLab group
has examined this problem with DANNA and achieved training errors ranging around 2−4%
[27].
Figure 8.6 shows the results of iris classification on DANNA, DANNA2 Grid, DANNA2
Sparse, and NIDA. For these tests, the input is encoded using a rate coding scheme of up
to 10 pulses. All of the models were able to train some number of networks to training
convergence (training error of 0%). However, most of the networks over fit to the problem
as demonstrated by the significantly lower testing scores.
Each DANNA2 test with a “255” ending represents training runs with a maximum
threshold restriction of 255 rather than the default 1023. For iris classification, DANNA2
















































































































































Figure 8.6: Results for Iris Flower classification with rate coded inputs
maximum value allowed for a synapse. This encourages more activity within the network
which may be beneficial to some applications.
8.4 Inverted Pendulum
Balancing an inverted pendulum on a cart is a classical control problem. The network may
receive the cart’s position and velocity as well as the pole’s position and velocity. These
inputs are encoded using rate coding and two bins per input. One bin represents a negative
value (left), and the other bin represents a positive value (right). Inside the bins, the values
are encoded as up to 10 spikes.
The network’s goal is to survive as long as possible. In order to survive, the cart must
stay within the defined boundaries [−2.4m, 2.4m], and the pole’s angle must stay within
the range [−0.209rad, 209rad]. The network may achieve this by applying a force to the
cart to move it to the left or right. This application has previously been used to evaluate



















































































































































Figure 8.7: Results for Inverted Pendulum
Figure 8.7 shows the training results for the pole balancing problem. In this test, DANNA
was unable to converge in the alloted time even though it ran on average for a similar number
of epochs as the other models. It is likely DANNA requires more epochs to converge than
the other models, and because its simulator is slower than the other models, it was unable to
run for a sufficient number of epochs. Notably, DANNA2 Sparse performs very similarly to
NIDA, and DANNA2 Grid is only slightly worse on average compared to DANNA2 Sparse
or NIDA. The restricted connectivity of DANNA2 Grid does not appear to be an issue in
this application.
As with the iris results, DANNA2 data points with a “255” ending signify a reduced
maximum neuron threshold of 255 instead of the default 1023. Unlike iris, however, this
parameter appears to have little impact on the training or testing performance.
8.5 Robotic Navigation
Robotics is an area of interest for neuromorphic systems due to the need for real-
time, intelligent, adaptive controls. Robonav is a robotic navigation and online coverage
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Figure 8.8: Visualization of learned behavior in Robonav [18]
application designed to enable building physical robots with on-board neuromorphic control.
A robot named NeoN has been built and deployed using a DANNA implementation on an
FPGA [18].
This application measures success as the percentage of coverage within a certain time
limit. An environment is divided into small square tiles. Each time the simulated robot
crosses a tile, it gains coverage points. The environment also has random distributions of
obstacles. If the robot collides with an obstacle, its score is penalized, and the run is ended.
Figure 8.8 shows example behavior of a trained network.
Before running tests with different models, it is important to consider the input encoding
scheme. By default, Robonav uses a scaled value pulsed into the network for each of its
inputs. However, it also supports rate coding schemes. Additionally, after discovering the
maximum neuron threshold can impact some applications, both the default 1023 maximum
threshold and the reduced 255 maximum threshold should be tested. Figure 8.9 shows the
results of pulsing values, pulsing up to 5 spikes, and pulsing up to 10 spikes both with
and without the threshold limitation. Based upon these results, it appears rate coding
outperformed the value approach with the default neuron threshold parameters, and reducing
the maximum threshold improved all three scenarios.
For the model comparison tests, this work chooses to use rate coded inputs with up


























































































































































































































Figure 8.9: Results for input testing with DANNA2 for Robonav
seen in figure 8.10. On average, both DANNA2 Grid and DANNA2 Sparse train to higher
fitness values than DANNA or even NIDA. However, when considering the generalization
performance of trained networks, it appears much of the advantage seen in the fitness score
was actually overfitting.
Because the robonav application does not prematurely exit, the epoch count for each
model represents how many epochs could be evaluated on a single core in roughly 3 hours
on our group’s compute cluster. None of the DANNA training instances even evaluated
20 epochs, but DANNA2 had several instances beyond 150 epochs using the same amount
of compute time. This is one of the primary benefits of DANNA2 over DANNA. Those




































































































In conclusion, DANNA2 provides a generational leap over the prior DANNA architecture
in both performance and capabilities. DANNA2’s hardware implementation can achieve
network speeds ten times greater than DANNA on the same FPGA, and DANNA2’s
simulator can be ten times faster for typical networks. The simulation performance is largely
on par with NIDA which is a software only solution without the burden of cycle accuracy.
DANNA2 also offers a set of new features and expanded parameters. If desired, DANNA2
allows for 2 bits more precision for neuron thresholds and 1 bit more precision for synaptic
weights. Neurons may now be configured with linear leak, and synapses can utilize multi-
cycle STDP-based online learning. Because DANNA’s long synaptic delays were not used in
practice, DANNA2 uses a shorter, more efficient synaptic delay offering up to 15 cycles of
delay.
Importantly, DANNA2 also introduces the concept of grid arrays and sparse arrays. Grid
arrays function similarly to DANNA, but DANNA2 enhances connectivity from 16 neighbors
to 24 neighbors. Sparse arrays allow for specialized hardware deployments which lack the
runtime flexibility of a grid array. However, in exchange, sparse arrays only implement the
needed elements and connections resulting in a more efficient design from a size, weight, and
power perspective. Furthermore, sparse arrays remove local connectivity restrictions which
often may result in better networks in less training time.
All together, these advantages can accelerate and enable further research into spiking




10.1 Exploration of Parameters and Learning
Online learning, like STDP, offers potentially interesting opportunities for neuromorphic
systems. This work describes a basic implementation of STDP but does not offer any results
or exploration of the possible implications. Future work should examine how to leverage
online learning techniques in an effective manner.
Additionally, many of the parameters within DANNA2 were chosen based upon anecdotal
experiment with TENNLab’s prior models. The DANNA2 software system can allow for an
extensive investigation and optimization of model and training parameters based on empirical
results with our application suite. This is a time and computation intensive process, but it
could yield a more efficient model in the long term.
10.2 Multi-Chip Scaling
Currently, DANNA2’s only hardware implementation is for a single chip design. However,
the model and architecture of DANNA2 allow for scaling beyond a single chip. By tiling
multiple DANNA2 array together to form a single larger array, substantially more complex
problems may be addressed. Furthermore, this could allow for a single IC to be designed
and built which could accommodate a wide range of use cases by tiling to scale out capacity.
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This would occur as follow on work to the tiled DANNA system implemented by Eckhart in
her 2017 Master’s thesis work [13].
10.3 Embedded System Deployments
Currently, DANNA is deployed on a mobile autonomous robot which roams its environment
while avoiding obstacles in its path. Future work includes building a new DANNA2 powered
robot with a more complex task. However, other embedded deployments should also be
investigated. With DANNA2 high clock rate, it may be suitable for low latency interpretation
of scientific sensor data. Previous work indicates similar systems are suitable for classifying
temporal scientific data [29].
10.4 Event Processor
Because DANNA2 was not designed for just one specific hardware architecture, an alternative
architecture with specific trade-offs may be developed. The DANNA2 event processor
concept revolves around the idea that each neuron may not require separate instances of logic.
Instead, neuron and synapse configurations may be stored in SRAM and only processed as
dictated by the network’s activity. This is similar to how the software simulation occurs.
A hardware implementation of an event driven DANNA2 system may allow for accelerated
training. Furthermore, this approach should also yield lower total required power to train a
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Vers ion : 0 . 1
w 5 h 5 l 0 s 0
N 0 0 0 0
S 2 0 65 0
S 3 0 −214 9
N 0 1 470 0
S 3 0 −57 14
N 0 3 727 1
N 0 4 1 0
S 1 0 80 6
S 2 4 −36 12
S 3 0 9 14
N 1 0 0 5
S 0 1 218 10
N 1 2 468 4
N 2 0 0 0
S 3 2 38 2
N 2 2 276 7
N 2 4 1 0
S 0 1 −126 9
S 1 0 17 1
S 1 2 −42 10
S 3 0 −9 13
N 3 0 0 5
S 1 0 46 4
N 3 2 623 1
56
N 4 1 482 6
I 0 0 0
I 1 1 0
I 2 2 0
I 3 3 0
O 0 0 4
O 1 2 4
A.2 Iris Classification
Example DANNA2 Grid Network
# MODEL DANNA2
Vers ion : 0 . 1
w 5 h 10 l 0 s 0
N 0 0 181 3
N 0 1 217 1
S 0 0 16 7
S 2 1 −147 1
N 0 2 214 4
S 0 0 −245 11
N 0 3 10 6
S 1 1 −76 13
N 0 4 156 7
N 1 0 110 3
S 1 1 −215 10
S 2 1 −161 9
N 1 1 232 3
S 1 0 126 8
N 1 2 59 3
S 1 0 251 11
S 1 1 202 14
57
N 1 4 18 7
S 2 3 84 6
N 2 0 229 1
N 2 1 173 7
S 1 1 214 5
S 2 0 119 8
N 2 2 185 7
S 2 3 246 13
S 3 0 127 6
N 2 3 98 3
S 3 4 −149 0
N 2 4 167 4
S 1 2 54 0
S 2 2 214 13
S 4 3 −217 4
N 3 0 30 7
S 1 0 −99 7
S 2 2 65 12
S 5 0 −191 14
N 3 1 92 3
N 3 2 194 4
S 3 0 159 8
S 4 1 126 1
N 3 3 125 6
S 1 1 165 0
N 3 4 218 3
S 1 4 238 15
N 4 0 10 0
S 6 0 236 10
N 4 1 67 1
58
S 4 2 83 9
N 4 2 36 7
N 4 3 95 0
S 2 3 −119 15
S 3 3 −158 9
S 3 4 −105 7
N 4 4 90 7
S 2 4 −139 8
S 3 2 27 5
S 3 4 21 10
S 6 2 117 10
N 5 0 220 1
S 3 0 23 0
S 6 1 −204 1
N 5 1 150 1
S 3 0 127 5
N 5 2 105 2
N 5 3 109 4
S 4 4 100 1
N 5 4 126 2
N 6 0 209 7
N 6 1 238 4
S 4 1 7 15
S 4 3 127 4
N 6 2 199 6
S 5 1 −10 1
S 6 3 100 13
S 7 0 127 12
N 6 3 225 4
S 4 1 −146 1
59
N 6 4 58 0
N 7 0 81 0
S 8 2 194 10
N 7 1 37 4
S 8 0 −69 12
N 7 2 69 6
S 8 2 50 14
S 8 3 248 9
N 7 3 48 7
S 6 3 85 11
N 7 4 65 0
S 7 2 −84 5
S 8 2 163 11
N 8 0 71 3
N 8 1 153 3
N 8 2 227 1
S 7 0 127 15
S 8 1 107 3
S 9 3 −74 14
N 8 3 61 1
S 8 2 −82 14
N 8 4 126 2
S 9 4 −66 9
N 9 0 127 5
N 9 1 149 7
N 9 2 197 1
S 9 4 26 12
N 9 3 168 6
S 9 1 −20 8
N 9 4 127 7
60
I 0 1 0
I 1 3 0
I 2 5 0
I 3 7 0
O 0 2 4
O 1 4 4
O 2 7 4
Example DANNA2 Sparse Network
# MODEL DANNA2
Vers ion : 0 . 1
w 5 h 10 l 0 s 0
N 0 0 149 7
N 0 1 52 2
S 9 2 −92 15
N 0 2 98 2
N 0 3 150 2
N 0 4 92 0
N 1 0 230 2
S 0 2 107 1
S 2 0 −43 4
S 5 0 −201 11
S 9 3 −89 10
N 1 1 219 6
N 1 2 58 2
N 1 3 68 0
N 1 4 199 3
S 3 0 92 3
N 2 0 209 0
S 1 4 −20 2
61
N 2 1 171 2
N 2 2 99 5
N 2 3 249 6
S 6 2 −203 12
N 2 4 245 5
S 3 0 235 10
S 7 0 57 14
S 7 3 −190 8
N 3 0 112 0
S 2 0 223 8
N 3 1 203 6
S 3 3 242 8
S 9 1 −94 6
N 3 2 95 2
N 3 3 36 6
S 2 4 −44 14
N 3 4 194 5
N 4 0 233 2
N 4 1 46 5
N 4 2 144 2
N 4 3 3 7
S 3 4 −172 14
N 4 4 20 7
S 5 0 −80 9
S 6 3 226 11
S 7 2 34 8
N 5 0 70 7
S 2 0 −245 2
N 5 1 205 5
N 5 2 139 4
62
N 5 3 26 2
N 5 4 49 0
N 6 0 210 0
N 6 1 159 4
S 3 2 68 5
S 4 3 −253 8
N 6 2 175 0
N 6 3 58 2
S 7 0 254 12
N 6 4 251 5
N 7 0 253 2
S 2 0 160 13
S 2 4 154 6
S 7 1 126 10
N 7 1 203 2
S 1 4 6 6
N 7 2 11 0
S 1 0 −83 14
S 1 2 227 11
S 9 1 255 8
N 7 3 155 7
S 7 0 −69 14
N 7 4 110 5
S 7 0 244 11
N 8 0 188 1
N 8 1 28 4
N 8 2 255 5
S 0 1 231 6
N 8 3 206 7
S 8 2 −233 8
63
N 8 4 51 0
N 9 0 241 2
N 9 1 187 5
N 9 2 145 6
N 9 3 120 1
S 6 1 161 1
N 9 4 124 7
I 0 1 0
I 1 3 0
I 2 5 0
I 3 7 0
O 0 2 4
O 1 4 4
O 2 7 4
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